a CMOS Switched-Capacitor Voltage Converters ADM660/ADM8660 FEATURES ADM660: Inverts or Doubles Input Supply Voltage ADM8660: Inverts Input Supply Voltage 100 mA Output Current Shutdown Function (ADM8660) 2.2 mF or 10 mF Capacitors 0.3 V Drop at 30 mA Load +1.5 V to +7 V Supply Low Power CMOS: 600 mA Quiescent Current Selectable Charge Pump Frequency (25 kHz/120 kHz) Pin Compatible Upgrade for MAX660, MAX665, ICL7660 Available in 16-Lead TSSOP Package TYPICAL CIRCUIT CONFIGURATIONS +1.5V TO +7V INPUT ADM660 CAP- The ADM8660 features a low power shutdown (SD) pin instead of the external oscillator (OSC) pin. This can be used to disable the device and reduce the quiescent current to 300 nA. OUT C2 10F INVERTED NEGATIVE OUTPUT Voltage Inverter Configuration (ADM660) +1.5V TO +7V INPUT ADM8660 V+ CAP+ GENERAL DESCRIPTION A Frequency Control (FC) input pin is used to select either 25 kHz or 120 kHz charge-pump operation. This is used to optimize capacitor size and quiescent current. With 25 kHz selected, a 10 F external capacitor is suitable, while with 120 kHz the capacitor may be reduced to 2.2 F. The oscillator frequency on the ADM660 can also be controlled with an external capacitor connected to the OSC input or by driving this input with an external clock. In applications where a higher supply voltage is desired it is possible to use the ADM660 to double the input voltage. With input voltages from 2.5 V to 7 V, output voltages from 5 V to 14 V are achievable with up to 100 mA output current. LV GND FC Input voltages ranging from +1.5 V to +7 V can be inverted into a negative -1.5 V to -7 V output supply. This inverting scheme is ideal for generating a negative rail in single power supply systems. Only two small external capacitors are needed for the charge pump. Output currents up to 50 mA with greater than 90% efficiency are achievable, while 100 mA achieves greater than 80% efficiency. OSC CAP+ C1 10F APPLICATIONS Handheld Instruments Portable Computers Remote Data Acquisition Op Amp Power Supplies The ADM660/ADM8660 is a charge-pump voltage converter that can be used to either invert the input supply voltage giving VOUT = -VIN or double it (ADM660 only) giving VOUT = 2 x VIN. V+ FC C1 10F LV GND OUT CAP- SHUTDOWN CONTROL C2 10F SD INVERTED NEGATIVE OUTPUT Voltage Inverter Configuration with Shutdown (ADM8660) The ADM660 is a pin compatible upgrade for the MAX660, MAX665, ICL7660 and LTC1046. The ADM660/ADM8660 is available in 8-pin DIP and narrowbody SOIC. The ADM660 is also available in a 16-lead TSSOP package. ADM660/ADM8660 Options Option ADM660 ADM8660 Inverting Mode Doubling Mode External Oscillator Shutdown Package Options SO-8 N-8 RU-16 Y Y Y N Y N N Y Y Y Y Y Y N REV. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com Fax: 617/326-8703 (c) Analog Devices, Inc., 1997 ADM660/ADM8660-SPECIFICATIONS Parameter Min Typ (V+ = +5 V, C1, C2 = 10 mF,1 TA = TMIN to TMAX unless otherwise noted) Max Units Test Conditions/Comments 7.0 7.0 7.0 V V V RL = 1 k Inverting Mode, LV = Open Inverting Mode, LV = GND Doubling Mode, LV = OUT 0.6 2.5 1 4.5 mA mA No Load FC = Open (ADM660), GND (ADM8660) FC = V+, LV = Open 9 15 mA IL = 100 mA 25 120 5 25 kHz kHz A A FC = Open (ADM660), GND (ADM8660) FC = V+ FC = Open (ADM660), GND (ADM8660) FC = V+ 94 93 81.5 99.96 % % % % RL = 1 k Connected from V+ to OUT RL = 500 Connected from OUT to GND IL = 100 mA to GND No Load A V V s ADM8660, SHDN = V+ SHDN High = Disabled SHDN Low = Enabled IL = 100 mA Input Voltage, V+ 3.5 1.5 2.5 Supply Current Output Current Output Resistance 100 Charge-Pump Frequency OSC Input Current Power Efficiency (FC = Open) 90 90 Voltage Conversion Efficiency 99 Shutdown Supply Current, ISHDN Shutdown Input Voltage, VSHDN 2.4 0.3 5 0.8 Shutdown Exit Time 500 NOTES 1 C1 and C2 are low ESR (<0.2 ) electrolytic capacitors. High ESR will degrade performance. Specifications subject to change without notice. ABSOLUTE MAXIMUM RATINGS* Lead Temperature Range (Soldering 10 sec) . . . . . . . . +300C Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . +215C Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . +220C ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >2000 V (TA = +25C unless otherwise noted) Input Voltage (V+ to GND, GND to OUT) . . . . . . . . +7.5 V LV Input Voltage . . . . . . . . . . (OUT - 0.3 V) to (V+, +0.3 V) FC and OSC Input Voltage . . . . . . . . . . . (OUT - 0.3 V) or (V+, -6 V) to (V+, +0.3 V) OUT, V+ Output Current (Continuous) . . . . . . . . . . . 120 mA Output Short Circuit Duration to GND . . . . . . . . . . . 10 secs Power Dissipation, N-8 . . . . . . . . . . . . . . . . . . . . . . . 625 mW (Derate 8.3 mW/C above +50C) JA, Thermal Impedance . . . . . . . . . . . . . . . . . . . . 120C/W Power Dissipation R-8 . . . . . . . . . . . . . . . . . . . . . . . . 450 mW (Derate 6 mW/C above +50C) JA, Thermal Impedance . . . . . . . . . . . . . . . . . . . . 170C/W Power Dissipation RU-16 . . . . . . . . . . . . . . . . . . . . . 500 mW (Derate 6 mW/C above +50C) JA, Thermal Impedance . . . . . . . . . . . . . . . . . . . . 158C/W Operating Temperature Range Industrial (A Version) . . . . . . . . . . . . . . . . - 40C to +85C Storage Temperature Range . . . . . . . . . . . -65C to +150C *This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ORDERING GUIDE Model Temperature Range Package Options* ADM660AN ADM660AR ADM660ARU ADM8660AN ADM8660AR -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C N-8 SO-8 RU-16 N-8 SO-8 *N = Plastic DIP; RU = Thin Shrink Small Outline; SO = Small Outline. -2- REV. A ADM660/ADM8660 PIN FUNCTION DESCRIPTIONS Inverter Configuration Doubler Configuration (ADM660 Only) Mnemonic Function Mnemonic Function FC Frequency Control Input for Internal Oscillator and Charge Pump. With FC = Open (ADM660) or connected to GND (ADM8660), fCP = 25 kHz; with FC = V+, fCP = 120 kHz FC Frequency Control Input for Internal Oscillator and Charge Pump. With FC = Open, fCP = 25 kHz; with FC = V+, fCP = 120 kHz. CAP+ Positive Charge-Pump Capacitor Terminal. CAP+ Positive Charge-Pump Capacitor Terminal. GND Positive Input Supply. GND Power Supply Ground. CAP- Negative Charge-Pump Capacitor Terminal. CAP- Negative Charge-Pump Capacitor Terminal. OUT Output, Negative Voltage. OUT Ground. LV Low Voltage Operation Input. Connect to GND when input voltage is less than 3.5 V. Above 3.5 V, LV may be connected to GND or left unconnected. LV Low Voltage Operation Input. Connect to OUT. OSC Must be left unconnected in this mode. V+ Doubled Positive Output. OSC ADM660: Oscillator Control Input. OSC is connected to an internal 15 pF capacitor. An external capacitor may be connected to slow the oscillator. An external oscillator may also be used to overdrive OSC. The charge-pump frequency is equal to 1/2 the oscillator frequency. SD ADM8660: Shutdown Control Input. This input, when high, is used to disable the charge pump thereby reducing the power consumption. V+ Positive Power Supply Input. PIN CONNECTIONS 8-Lead 8 V+ FC 1 CAP+ 2 ADM660 5 OUT CAP- 4 16-Lead 16 NC NC 1 15 NC NC 2 FC 3 CAP+ 4 ADM660 RU-16 14 V+ 13 OSC TOP VIEW 12 LV (Not to Scale) 11 OUT CAP- 6 GND 5 NC 7 10 NC 8 9 NC NC NC = NO CONNECT REV. A ADM8660 7 SD TOP VIEW GND 3 (Not to Scale) 6 LV CAP+ 2 TOP VIEW GND 3 (Not to Scale) 6 LV CAP- 4 8 V+ FC 1 7 OSC -3- 5 OUT ADM660/ADM8660-Typical Performance Characteristics 3 100 2.5 90 VOLTAGE DOUBLER LV = OUT POWER EFFICIENCY - % SUPPLY CURRENT - mA IL = 10mA 2 1.5 1 LV = GND 70 60 IL = 50mA 50 IL = 80mA 0.5 40 LV = OPEN 0 1.5 3.5 5.5 SUPPLY VOLTAGE - Volts 30 7.5 10k 100k CHARGE-PUMP FREQUENCY - Hz 1M 3.5 100 -3 1k Figure 4. Efficiency vs. Charge-Pump Frequency Figure 1. Power Supply Current vs. Voltage 3 EFFICIENCY 40 -4.2 VOUT EFFICIENCY - % 60 -3.8 SUPPLY CURRENT - mA 80 -3.4 OUTPUT VOLTAGE - Volts IL = 1mA 80 2.5 2 LV = GND VOLTAGE DOUBLER 1.5 1 20 -4.6 0.5 LV = GND VOLTAGE INVERTER 0 20 40 60 LOAD CURRENT - mA 0 0 100 -5 80 100 10 CHARGE-PUMP FREQUENCY - kHz 1000 Figure 5. Power Supply Current vs. Charge-Pump Frequency Figure 2. Output Voltage and Efficiency vs. Load Current 1.6 120 V+ = +6.5V 100 1.2 V+ = +5.5V V+ = +4.5V V+ = +3.5V V+ = +2.5V EFFICIENCY - % OUTPUT VOLTAGE DROP FROM SUPPLY VOLTAGE - Volts 1 V+ = +4.5V 0.8 V+ = +1.5V V+ = +5.5V 80 V+ = +3.5V 60 V+ = +1.5V V+ = +2.5V 40 0.4 20 0 0 20 40 60 LOAD CURRENT - mA 80 0 100 0 20 40 60 LOAD CURRENT - mA 80 100 Figure 6. Power Efficiency vs. Load Current Figure 3. Output Voltage Drop vs. Load Current -4- REV. A ADM660/ADM8660 35 5 LOAD = 10mA 4.5 CHARGE-PUMP FREQUENCY - kHz LOAD = 1mA OUTPUT VOLTAGE - Volts 4 3.5 LOAD = 50mA 3 2.5 2 LOAD = 80mA 1.5 1 30 25 20 LV = GND FC = OPEN C1, C2 = 10F 15 10 5 0.5 0 1 10 100 CHARGE-PUMP FREQUENCY - kHz 0 -40 1000 CHARGE-PUMP FREQUENCY - kHz OUTPUT SOURCE RESISTANCE - 25 20 15 10 5 3.5 4.5 SUPPLY VOLTAGE - Volts 5.5 6.5 80 FC = OPEN LV = GND 10 1 1 10 100 CAPACITANCE - pF 1k Figure 11. Charge-Pump Frequency vs. External Capacitance 30 140 CHARGE-PUMP FREQUENCY - kHz LV = GND CHARGE-PUMP FREQUENCY - kHz 60 FC = V+ LV = GND 100 0.1 2.5 Figure 8. Output Source Resistance vs. Supply Voltage LV = OPEN 20 FC = OPEN OSC = OPEN C1, C2 = 10F 10 2.5 4.5 3.5 5.5 SUPPLY VOLTAGE - Volts LV = GND 120 100 LV = OPEN 80 60 FC = V+ OSC = OPEN C1, C2 = 2.2F 40 20 0 6.5 Figure 9. Charge-Pump Frequency vs. Supply Voltage REV. A 20 40 TEMPERATURE - C 1k 30 0 1.5 0 Figure 10. Charge-Pump Frequency vs. Temperature Figure 7. Output Voltage vs. Charge-Pump Frequency 0 1.5 -20 3 3.5 4 4.5 5 5.5 6 SUPPLY VOLTAGE - Volts 6.5 7 Figure 12. Charge-Pump Frequency vs. Supply Voltage -5- ADM660/ADM8660 60 140 OUTPUT SOURCE RESISTANCE - CHARGE-PUMP FREQUENCY - kHz 160 120 100 80 LV = GND FC = V+ C1, C2 = 2.2F 60 40 20 0 -40 -20 0 20 40 60 TEMPERATURE - C 80 50 40 30 20 V+ = +3V 10 0 -40 100 Figure 13. Charge-Pump Frequency vs. Temperature V+ = +1.5V V+ = +5V -20 0 20 40 60 TEMPERATURE - C 80 100 Figure 14. Output Resistance vs. Temperature GENERAL INFORMATION Switched Capacitor Theory of Operation The ADM660/ADM8660 is a switched capacitor voltage converter that can be used to invert the input supply voltage. The ADM660 can also be used in a voltage doubling mode. The voltage conversion task is achieved using a switched capacitor technique using two external charge storage capacitors. An onboard oscillator and switching network transfers charge between the charge storage capacitors. The basic principle behind the voltage conversion scheme is illustrated in Figures 15 and 16. As already described, the charge pump on the ADM660/ ADM8660 uses a switched capacitor technique in order to invert or double the input supply voltage. Basic switched capacitor theory is discussed below. S1 CAP+ S3 V+ C1 S2 S4 OUT = -V+ CAP- 1 A switched capacitor building block is illustrated in Figure 17. With the switch in position A, capacitor C1 will charge to voltage V1. The total charge stored on C1 is q1 = C1V1. The switch is then flipped to position B discharging C1 to voltage V2. The charge remaining on C1 is q2 = C1V2. The charge transferred to the output V2 is, therefore, the difference between q1 and q2, so q = q1-q2 = C1 (V1-V2). C2 /2 OSCILLATOR A 2 B V1 V2 C2 RL C1 Figure 15. Voltage Inversion Principle S1 CAP+ S3 V+ Figure 17. Switched Capacitor Building Block VOUT = 2V+ C1 S2 C2 S4 V+ CAP- 1 /2 OSCILLATOR As the switch is toggled between A and B at a frequency f, the charge transfer per unit time or current is I = f (q) = f (C1)(V1 - V 2) 2 Therefore I = (V1 - V 2)/(1 / fC1) = (V1 - V 2)/(R EQ ) Figure 16. Voltage Doubling Principle Figure 15 shows the voltage inverting configuration, while Figure 16 shows the configuration for voltage doubling. An oscillator generating antiphase signals 1 and 2 controls switches S1, S2 and S3, S4. During 1, switches S1 and S2 are closed charging C1 up to the voltage at V+. During 2, S1 and S2 open and S3 and S4 close. With the voltage inverter configuration during 2, the positive terminal of C1 is connected to GND via S3 and the negative terminal of C1 connects to VOUT via S4. The net result is voltage inversion at VOUT wrt GND. Charge on C1 is transferred to C2 during 2. Capacitor C2 maintains this voltage during 1. The charge transfer efficiency depends on the onresistance of the switches, the frequency at which they are being switched and also on the equivalent series resistance (ESR) of the external capacitors. The reason for this is explained in the following section. For maximum efficiency, capacitors with low ESR are, therefore, recommended. where REQ = 1/fC1 The switched capacitor may, therefore, be replaced by an equivalent resistance whose value is dependent on both the capacitor size and the switching frequency. This explains why lower capacitor values may be used with higher switching frequencies. It should be remembered that as the switching frequency is increased the power consumption will increase due to some charge being lost at each switching cycle. As a result, at high frequencies the power efficiency starts decreasing. Other losses include the resistance of the internal switches and the equivalent series resistance (ESR) of the charge storage capacitors. REQ V1 V2 C2 RL REQ = 1/fC1 The voltage doubling configuration reverses some of the connections but the same principle applies. Figure 18. Switched Capacitor Equivalent Circuit -6- REV. A ADM660/ADM8660 Inverting Negative Voltage Generator Table II. ADM8660 Charge-Pump Frequency Selection Figures 19 and 20 show the ADM660/ADM8660 configured to generate a negative output voltage. Input supply voltages from 1.5 V up to 7 V are allowable. For supply voltage less than 3 V, LV must be connected to GND. This bypasses the internal regulator circuitry and gives best performance in low voltage applications. With supply voltages greater than 3 V, LV may be either connected to GND or left open. Leaving it open facilitates direct substitution for the ICL7660. FC OSC Charge Pump GND V+ GND or V+ GND Open Open Ext Cap Ext CLK 25 kHz 10 F 120 kHz 2.2 F See Typical Characteristics Ext CLK Frequency/2 +1.5V TO +7V INPUT +1.5V TO +7V INPUT FC ADM660 C1 10F FC V+ LV GND CAP- INVERTED NEGATIVE OUTPUT Voltage Doubling Configuration Figure 22 shows the ADM660 configured to generate increased output voltages. As in the inverting mode, only two external capacitors are required. The doubling function is achieved by reversing some connections to the device. The input voltage is applied to the GND pin and V+ is used as the output. Input voltages from 2.5 V to 7 V are allowable. In this configuration, pins LV, OUT must be connected to GND. V+ ADM8660 LV OUT CAP- C2 10F SD INVERTED NEGATIVE OUTPUT The unloaded output voltage in this configuration is 2 (VIN). Output resistance and ripple are similar to the voltage inverting configuration. Figure 20. ADM8660 Voltage Inverter Configuration OSCILLATOR FREQUENCY Note that the ADM8660 cannot be used in the voltage doubling configuration. The internal charge-pump frequency may be selected to be either 25 kHz or 120 kHz using the Frequency Control (FC) input. With FC unconnected (ADM660) or connected to GND (ADM8660), the internal charge pump runs at 25 kHz while, if FC is connected to V+, the frequency is increased by a factor of five. Increasing the frequency allows smaller capacitors to be used for equivalent performance or, if the capacitor size is unchanged, it results in lower output impedance and ripple. FC CAP+ +2.5V TO +7V INPUT Open V+ Open or V+ Open Open Open Ext Cap Ext CLK 25 kHz 10 F 120 kHz 2.2 F See Typical Characteristics Ext CLK Frequency/2 GND OUT The ADM8660 contains a shutdown input that can be used to disable the device and hence reduce the power consumption. A logic high level on the SD input shuts the device down reducing the quiescent current to 0.3 A. During shutdown the output voltage goes to 0 V. Therefore, ground referenced loads are not powered during this state. When exiting shutdown it takes several cycles (approximately 500 s) for the charge pump to reach its final value. If the shutdown function is not being used, then SD should be hardwired to GND. Capacitor Selection The optimum capacitor value selection depends the chargepump frequency. With 25 kHz selected, 10 F capacitors are recommended, while with 120 kHz selected, 2.2 F capacitors may be used. Other frequencies allow other capacitor values to be used. For maximum efficiency in all cases, it is recommended that capacitors with low ESR are used for the charge pump. Low ESR capacitors give both the lowest output resistance and lowest ripple voltage. High output resistance degrades the overall power efficiency and causes voltage drops, especially at high Table I. ADM660 Charge-Pump Frequency Selection Charge Pump 10F LV Shutdown Input Note that overdriving is permitted only in the voltage inverter configuration. OSC DOUBLED POSITIVE OUTPUT V+ OSC Figure 22. Voltage Doubler Configuration If an external clock is used to overdrive the oscillator, its levels should swing to within 100 mV of V+ and GND. A CMOS driver is, therefore, suitable. When OSC is overdriven, FC has no effect but LV must be grounded. FC ADM660 10F CAP- If a charge-pump frequency other than the two fixed values is desired, this is made possible by the OSC input, which can either have a capacitor connected to it or be overdriven by an external clock. Please refer to the Typical Performance Characteristics, which shows the variation in charge-pump frequency versus capacitor size. The charge-pump frequency is one-half the oscillator frequency applied to the OSC pin. REV. A INVERTED NEGATIVE OUTPUT Figure 21. ADM660/ADM8660 External Oscillator CAP+ SHUTDOWN CONTROL LV C2 +1.5V TO +7V INPUT GND CMOS GATE V+ OUT CAP- Figure 19. ADM660 Voltage Inverter Configuration C1 10F CLK OSC OSC GND C1 OUT C2 10F FC ADM660 ADM8660 CAP+ OSC CAP+ C1, C2 C1, C2 -7- ADM660/ADM8660 Bypass Capacitor The ac impedance of the ADM660/ADM8660 may be reduced by using a bypass capacitor on the input supply. This capacitor should be connected between the input supply and GND. It will provide instantaneous current surges as required. Suitable capacitors of 0.1 F or greater may be used. OUTLINE DIMENSIONS Figure 23 shows how the output resistance varies with oscillator frequency for three different capacitor values. At low oscillator frequencies, the output impedance is dominated by the 1/fC term. This explains why the output impedance is higher for smaller capacitance values. At high oscillator frequencies, the 1/fC term becomes insignificant and the output impedance is dominated by the internal switches on resistance. From an output impedance viewpoint, therefore, there is no benefit to be gained from using excessively large capacitors. Dimensions shown in inches and (mm). 8-Lead Plastic DIP (N-8) 0.430 (10.92) 0.348 (8.84) 8 5 1 500 4 0.280 (7.11) 0.240 (6.10) 0.060 (1.52) 0.015 (0.38) PIN 1 C1 = C2 = 2.2F 0.210 (5.33) MAX 0.325 (8.25) 0.300 (7.62) 0.130 (3.30) 0.160 (4.06) MIN 0.115 (2.93) 0.022 (0.558) 0.070 (1.77) SEATING PLANE 0.100 0.014 (0.356) (2.54) 0.045 (1.15) BSC 400 OUTPUT RESISTANCE - C2053a-5-5/97 output current levels. The ADM660/ADM8660 is tested using low ESR, 10 F, capacitors for both C1 and C2. Smaller values of C1 increase the output resistance, while increasing C1 will reduce the output resistance. The output resistance is also dependent on the internal switches on resistance as well as the capacitors ESR so the effect of increasing C1 becomes negligible past a certain point. 300 0.195 (4.95) 0.115 (2.93) 0.015 (0.381) 0.008 (0.204) C1 = C2 = 1F 200 C1 = C2 = 10F 8-Lead Narrow-Body SOIC (SO-8) 100 0 0.1 1 10 OSCILLATOR FREQUENCY - kHz 0.1968 (5.00) 0.1890 (4.80) 100 0.1574 (4.00) 0.1497 (3.80) Figure 23. Output Impedance vs. Oscillator Frequency 8 5 1 4 0.2440 (6.20) 0.2284 (5.80) Capacitor C2 The output capacitor size C2 affects the output ripple. Increasing the capacitor size reduces the peak-peak ripple. The ESR affects both the output impedance and the output ripple. Reducing the ESR reduces the output impedance and ripple. For convenience it is recommended that both C1 and C2 be the same value. PIN 1 0.0688 (1.75) 0.0532 (1.35) 0.0098 (0.25) 0.0040 (0.10) 0.0500 0.0192 (0.49) (1.27) 0.0138 (0.35) BSC SEATING PLANE 0.0196 (0.50) x 45 0.0099 (0.25) 0.0098 (0.25) 0.0075 (0.19) 8 0 0.0500 (1.27) 0.0160 (0.41) Table III. Capacitor Selection 10 F 2.2 F 0.201 (5.10) PRINTED IN U.S.A. 25 kHz 120 kHz 16-Lead TSSOP (RU-16) 0.193 (4.90) Power Efficiency and Oscillator Frequency Tradeoff 9 0.169 (4.30) 0.177 (4.50) 16 While higher switching frequencies allow smaller capacitors to be used for equivalent performance, or improved performance with the same capacitors, there is a tradeoff to be considered. As the oscillator frequency is increased, the quiescent current increases. This happens as a result of a finite charge being lost at each switching cycle. The charge loss per unit cycle at very high frequencies can be significant, thereby reducing the power efficiency. Since the power efficiency is also degraded at low oscillator frequencies, due to an increase in output impedance, this means that there is an optimum frequency band for maximum power transfer. Please refer to the Typical Performance Characteristics section. 1 0.246 (6.25) Capacitor C1, C2 0.256 (6.50) Charge-Pump Frequency 8 PIN 1 0.006 (0.15) 0.0433 (1.10) MAX 0.002 (0.05) SEATING PLANE -8- 0.0256 (0.65) BSC 0.0118 (0.30) 0.0075 (0.19) 0.0079 (0.20) 8 0 0.028 (0.70) 0.020 (0.50) 0.0035 (0.090) REV. A