VTT
LP2995
PVIN
VDDQ VREF
AVIN
VREF = 1.25V
+
VSENSE
GND
50PF+
+
VDDQ = 2.5V
VDD = 2.5V
VTT = 1.25V
220PF
0.1PF
LP2995
www.ti.com
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
LP2995 DDR Termination Regulator
Check for Samples: LP2995
1FEATURES DESCRIPTION
The LP2995 linear regulator is designed to meet the
2• Low Output Voltage Offset JEDEC SSTL-2 and SSTL-3 specifications for
• Works with +5v, +3.3v and 2.5v Rails termination of DDR-SDRAM. The device contains a
• Source and Sink Current high-speed operational amplifier to provide excellent
response to load transients. The output stage
• Low External Component Count prevents shoot through while delivering 1.5A
• No External Resistors Required continuous current and transient peaks up to 3A in
• Linear Topology the application as required for DDR-SDRAM
termination. The LP2995 also incorporates a VSENSE
• Available in SOIC-8, SO PowerPAD-8 or pin to provide superior load regulation and a VREF
WQFN-16 Packages output as a reference for the chipset and DDR
• Low Cost and Easy to Use DIMMS.
WHITE SPACE
APPLICATIONS WHITE SPACE
• DDR Termination Voltage
• SSTL-2 WHITE SPACE
• SSTL-3 WHITE SPACE
Typical Application Circuit
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2002–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
VDDQ
PVIN
AVIN
1
2
3
4
8
7
6
5
VSENSE
VREF
GND
NC VTT
GND
GND
VTT
VTT
VDDQ
VREF
VSENSE
1
2
3
45 6 7 89
10
11
12
131416 15
AVIN
PVIN
PVIN
N/C
N/C
N/C
N/C
N/C
N/C
N/C
GND
GND
VSENSE
VREF
1
2
3
4
8
7
6
5
NC VTT
PVIN
AVIN
VDDQ
LP2995
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
www.ti.com
Connection Diagram
Figure 1. SOIC-8 (D0008A) Package Figure 2. NHP- 16 Package
Top View Top View
Figure 3. SO PowerPAD-8 (DDA0008A) Package
Top View
PIN DESCRIPTIONS
SOIC-8 Pin or SO WQFN Pin Name Function
PowerPAD-8 Pin
1 1,3,4,6,9, 13,16 NC No internal connection. Can be used for vias.
2 2 GND Ground.
3 5 VSENSE Feedback pin for regulating VTT.
4 7 VREF Buffered internal reference voltage of VDDQ/2.
5 8 VDDQ Input for internal reference equal to VDDQ/2.
6 10 AVIN Analog input pin.
7 11, 12 PVIN Power input pin.
8 14, 15 VTT Output voltage for connection to termination resistors.
EP EP Exposed pad thermal connection. Connect to Ground.
2Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LP2995
LP2995
www.ti.com
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings (1)(2)
AVIN to GND −0.3V to +6V
PVIN to GND -0.3V to AVIN
VDDQ (3) −0.3V to +6V
Storage Temp. Range −65°C to +150°C
Junction Temperature 150°C
SO PowerPAD-8 Thermal Resistance (θJA) 43°C/W
SOIC-8 Thermal Resistance (θJA) 151°C/W
WQFN-16 Thermal Resistance (θJA) 51°C/W
Lead Temperature (Soldering, 10 sec) 260°C
ESD Rating (4) 1kV
(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating range indicates conditions for which
the device is intended to be functional, but does not ensure specific performance limits. For ensured specifications and test conditions
see Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(3) VDDQ voltage must be less than 2 x (AVIN - 1) or 6V, whichever is smaller.
(4) The human body model is a 100pF capacitor discharged through a 1.5kΩresistor into each pin.
Operating Range
Junction Temp. Range (1) 0°C to +125°C
AVIN to GND 2.2V to 5.5V
PVIN to GND 2.2V to AVIN
(1) At elevated temperatures, devices must be derated based on thermal resistance. The device in the SOIC-8 package must be derated at
θJA = 151° C/W junction to ambient with no heat sink. The device in the WQFN-16 must be derated at θJA = 51° C/W junction to
ambient.
Electrical Characteristics
Specifications with standard typeface are for TJ= 25°C and limits in boldface type apply over the full Operating
Temperature Range (TJ= 0°C to +125°C). Unless otherwise specified, AVIN = PVIN = 2.5V, VDDQ = 2.5V(1).
Symbol Parameter Conditions Min Typ Max Units
VREF VREF Voltage IREF_OUT = 0mA 1.21 1.235 1.26 V
VOSVTT VTT Output Voltage Offset IOUT = 0A −15 0 15 mV
(2) −20 20
ΔVTT/VTT Load Regulation IOUT = 0 to 1.5A 0.5 %
(3) IOUT = 0 to −1.5A −0.5
ZVREF VREF Output Impedance IREF =−5µA to +5µA 5 kΩ
ZVDDQ VDDQ Input Impedance 100 kΩ
IqQuiescent Current IOUT = 0A 250 400 µA
(4)
(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using
Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Average Outgoing Quality Level (AOQL).
(2) VTT offset is the voltage measurement defined as VTT subtracted from VREF.
(3) Load regulation is tested by using a 10ms current pulse and measuring VTT.
(4) Quiescent current defined as the current flow into AVIN.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LP2995
0 25 50 75 100 125
1.2336
1.2338
1.234
1.2342
1.2344
1.2346
VREF (V)
TEMPERATURE (oC)
-100 -75 -50 -25 0 25 50 75 100
IOUT (mA)
1.22
1.225
1.23
1.235
1.24
1.245
1.25
VTT (V)
0oC
125oC
2 2.5 3 3.5 4 4.5 5 5.5
VIN (VOLTS)
0
150
300
450
600
750
900
Iq (PA)
125oC
0oC
1050
-5 -4 -3 -2 -1 0 1 2 3 4 5
1.21
1.215
1.22
1.225
1.23
1.235
1.24
1.245
1.25
1.255
1.26
VREF (V)
IREF (PA)
2 2.5 3 3.5 4 4.5 5 5.5
VIN (VOLTS)
100
200
300
400
500
600
700
800
Iq (PA)
0 25 50 75 100 125
235
240
245
250
255
260
Iq (PA)
TEMPERATURE (oC)
LP2995
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics
Iq Iq
vs vs
VIN (25°C) Temperature ( VIN = 2.5V)
Figure 4. Figure 5.
Iq VREF
vs vs
VIN (0, 25, 85, and 125°C) IREF
Figure 6. Figure 7.
VREF VTT
vs vs
Temperature (No Load) IOUT (0, 25, 85, and 125°C)
Figure 8. Figure 9.
4Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LP2995
2 2.5 3 3.5 4 4.5 5 5.5
VIN (V)
0
0.5
1
1.5
2
2.5
3
3.5
OUTPUT CRRENT (A)
2 2.5 3 3.5 4 4.5 5 5.5
VIN (V)
0
0.5
1
1.5
2
2.5
3
3.5
OUTPUT CURRENT (A)
-100 -75 -50 -25 0 25 50 75 100
IOUT (mA)
1.22
1.225
1.23
1.235
1.24
1.245
1.25
VTT (V)
LP2995
www.ti.com
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
Typical Performance Characteristics (continued)
Maximum Output Current (Sourcing)
VTT vs
vs VIN
IOUT (VDDQ = 2.5)
Figure 10. Figure 11.
Maximum Output Current (Sinking)
vs
VIN
(VDDQ = 2.5)
Figure 12.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LP2995
VTT
VREF
VDD
RS
RT
CHIPSET
MEMORY
LP2995
www.ti.com
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
DETAILED DESCRIPTION
The LP2995 is a linear bus termination regulator designed to meet the JEDEC requirements of SSTL-2 and
SSTL-3. The LP2995 is capable of sinking and sourcing current at the output VTT, regulating the voltage to equal
VDDQ / 2. A buffered reference voltage that also tracks VDDQ / 2 is generated on the VREF pin for providing a
global reference to the DDR-SDRAM and Northbridge Chipset. VTT is designed to track the VREF voltage with a
tight tolerance over the entire current range while preventing shoot through on the output stage.
Series Stub Termination Logic (SSTL) was created to improve signal integrity of the data transmission across the
memory bus. This termination scheme is essential to prevent data error from signal reflections while transmitting
at high frequencies encountered with DDR RAM. The most common form of termination is Class II single parallel
termination. This involves using one Rs series resistor from the chipset to the memory and one Rt termination
resistor. This implementation can be seen below in Figure 13.
Figure 13.
Typical values for RSand RTare 25 Ohms although these can be changed to scale the current requirements
from the LP2995. For determination of the current requirements of DDR-SDRAM termination please refer to the
accompanying application notes.
Pin Descriptions
AVIN AND PVIN
AVIN and PVIN are the input supply pins for the LP2995. AVIN is used to supply all the internal control circuitry
for the two op-amps and the output stage of VREF. PVIN is used exclusively to provide the rail voltage for the
output stage on the power operational amplifier used to create VTT. For SSTL-2 applications AVIN and PVIN pins
should be connected directly and tied to the 2.5V rail for optimal performance. This eliminates the need for
bypassing the two supply pins separately.
VDDQ
VDDQ is the input that is used to create the internal reference voltage for regulating VTT and VREF. This voltage is
generated by two internal 50kΩresistors. This specifies that VTT and VREF will track VDDQ / 2 precisely. The
optimal implementation of VDDQ is as a remote sense for the reference input. This can be achieved by
connecting VDDQ directly to the 2.5V rail at the DIMM. This ensures that the reference voltage tracks the DDR
memory rails precisely without a large voltage drop from the power lines. For SSTL-2 applications VDDQ will be
a 2.5V signal, which will create a 1.25V reference voltage on VREF and a 1.25V termination voltage at VTT. For
SSTL-3 applications it may be desirable to have a different scaling factor for creating the internal reference
voltage besides 0.5. For instance a typical value that is commonly used is to have the reference voltage equal
VDDQ*0.45. This can be achieved by placing a resistor in series with the VDDQ pin to effectively change the
resistor divider.
VSENSE
The purpose of the sense pin is to provide improved remote load regulation. In most motherboard applications
the termination resistors will connect to VTT in a long plane. If the output voltage was regulated only at the output
of the LP2995, then the long trace will cause a significant IR drop, resulting in a termination voltage lower at one
end of the bus than the other. The VSENSE pin can be used to improve this performance, by connecting it to the
middle of the bus. This will provide a better distribution across the entire termination bus.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LP2995
LP2995
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
www.ti.com
NOTE
If remote load regulation is not used, then the VSENSE pin must still be connected to VTT.
VREF
VREF provides the buffered output of the internal reference voltage VDDQ / 2. This output should be used to
provide the reference voltage for the Northbridge chipset and memory. Since these inputs are typically an
extremely high impedance, there should be little current drawn from VREF. For improved performance, an output
bypass capacitor can be used, located close to the pin, to help with noise. A ceramic capacitor in the range of
0.1 µF to 0.01 µF is recommended.
VTT
VTT is the regulated output that is used to terminate the bus resistors. It is capable of sinking and sourcing
current while regulating the output precisely to VDDQ / 2. The LP2995 is designed to handle peak transient
currents of up to ± 3A with a fast transient response. The maximum continuous current is a function of VIN and
can be viewed in the Typical Performance Characteristics section. If a transient is expected to last above the
maximum continuous current rating for a significant amount of time then the output capacitor should be sized
large enough to prevent an excessive voltage drop. Despite the fact that the LP2995 is designed to handle large
transient output currents it is not capable of handling these for long durations, under all conditions. The reason
for this is the standard packages are not able to thermally dissipate the heat as a result of the internal power
loss. If large currents are required for longer durations, then care should be taken to ensure that the maximum
junction temperature is not exceeded. Proper thermal derating should always be used (please refer to the
Thermal Dissipation section).
Component Selection
INPUT CAPACITOR
The LP2995 does not require a capacitor for input stability, but it is recommended for improved performance
during large load transients to prevent the input rail from dropping. The input capacitor should be located as
close as possible to the PVIN pin. Several recommendations exist dependent on the application required. A
typical value recommended for AL electrolytic capacitors is 50 µF. Ceramic capacitors can also be used, a value
in the range of 10 µF with X5R or better would be an ideal choice. The input capacitance can be reduced if the
LP2995 is placed close to the bulk capacitance from the output of the 2.5V DC-DC converter.
OUTPUT CAPACITOR
The LP2995 has been designed to be insensitive of output capacitor size or ESR (Equivalent Series Resistance).
This allows the flexibility to use any capacitor desired. The choice for output capacitor will be determined solely
on the application and the requirements for load transient response of VTT. As a general recommendation the
output capacitor should be sized above 100 µF with a low ESR for SSTL applications with DDR-SDRAM. The
value of ESR should be determined by the maximum current spikes expected and the extent at which the output
voltage is allowed to droop. Several capacitor options are available on the market and a few of these are
highlighted below:
• AL - It should be noted that many aluminum electrolytics only specify impedance at a frequency of 120 Hz,
which indicates they have poor high frequency performance. Only aluminum electrolytics that have an
impedance specified at a higher frequency (between 20 kHz and 100 kHz) should be used for the LP2995. To
improve the ESR several AL electrolytics can be combined in parallel for an overall reduction. An important
note to be aware of is the extent at which the ESR will change over temperature. Aluminum electrolytic
capacitors can have their ESR rapidly increase at cold temperatures.
• Ceramic - Ceramic capacitors typically have a low capacitance, in the range of 10 to 100 µF range, but they
have excellent AC performance for bypassing noise because of very low ESR (typically less than 10 mΩ).
However, some dielectric types do not have good capacitance characteristics as a function of voltage and
temperature. Because of the typically low value of capacitance it is recommended to use ceramic capacitors
in parallel with another capacitor such as an aluminum electrolytic. A dielectric of X5R or better is
recommended for all ceramic capacitors.
• Hybrid - Several hybrid capacitors such as OS-CON and SP are available from several manufacturers. These
offer a large capacitance while maintaining a low ESR. These are the best solution when size and
8Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LP2995
0 200 400 600 800 1000
TJA
AIRFLOW (Linear Feet per Minute)
SOP Board
JEDEC Board
150
160
140
170
180
100
110
120
130
80
90
LP2995
www.ti.com
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
performance are critical, although their cost is typically higher than any other capacitor.
Capacitor recommendations for different application circuits can be seen in the accompanying application notes
with supporting evaluation boards.
Thermal Dissipation
Since the LP2995 is a linear regulator any current flow from VTT will result in internal power dissipation
generating heat. To prevent damaging the part from exceeding the maximum allowable junction temperature,
care should be taken to derate the part dependent on the maximum expected ambient temperature and power
dissipation. The maximum allowable internal temperature rise (TRmax) can be calculated given the maximum
ambient temperature (TAmax) of the application and the maximum allowable junction temperature (TJmax).
TRmax = TJmax −TAmax
From this equation, the maximum power dissipation (PDmax) of the part can be calculated:
PDmax = TRmax /θJA
The θJA of the LP2995 will be dependent on several variables: the package used; the thickness of copper; the
number of vias and the airflow. For instance, the θJA of the SOIC-8 is 163°C/W with the package mounted to a
standard 8x4 2-layer board with 1oz. copper, no airflow, and 0.5W dissipation at room temperature. This value
can be reduced to 151.2°C/W by changing to a 3x4 board with 2 oz. copper that is the JEDEC standard.
Figure 14 shows how the θJA varies with airflow for the two boards mentioned.
Figure 14. θJA vs Airflow (SOIC-8)
Layout is also extremely critical to maximize the output current with the WQFN package. By simply placing vias
under the DAP the θJA can be lowered significantly. Figure 15 shows the WQFN thermal data when placed on a
4-layer JEDEC board with copper thickness of 0.5/1/1/0.5 oz. The number of vias, with a pitch of 1.27 mm, has
been increased to the maximum of 4 where a θJA of 50.41°C/W can be obtained. Via wall thickness for this
calculation is 0.036 mm for 1oz. Copper.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LP2995
LP2995
+
+
VTT
PVIN
VDDQ VREF
GND
AVIN
VSENSE
VDDQ
VDD VTT
VREF
COUT
CIN
0 100 200 300 400 500 600
AIRFLOW (Linear Feet Per Minute)
45
46
47
48
49
50
51
qJA (oC/W)
0 1 2 3 4
NUMBER OF VIAS
40
50
60
70
80
90
100
TJA (qC/W)
LP2995
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
www.ti.com
Figure 15. WQFN-16 θJA vs # of Vias (4 Layer JEDEC Board))
Additional improvements in lowering the θJA can also be achieved with a constant airflow across the package.
Maintaining the same conditions as above and utilizing the 2x2 via array, Figure 16 shows how the θJA varies
with airflow.
Figure 16. θJA vs Airflow Speed (JEDEC Board with 4 Vias)
Typical Application Circuits
The typical application circuit used for SSTL-2 termination schemes with DDR-SDRAM can be seen in Figure 17.
Figure 17. SSTL-2 Implementation
10 Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LP2995
R1
LP2995
+
+
VDDQ
VDD VTT
VREF
VTT
PVIN
VDDQ VREF
GND
AVIN
VSENSE COUT
CIN R2
VTT
LP2995
PVIN
VDDQ VREF
GND
AVIN
COUT
+
VSENSE
+
VDDQ
VDD VTT
VREF
CIN
RVddq
LP2995
www.ti.com
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
For SSTL-3 and other applications it may be desirable to change internal reference voltage scaling from VDDQ *
0.5. An external resistor in series with the VDDQ pin can be used to lower the reference voltage. Internally two
50 kΩresistors set the output VTT to be equal to VDDQ * 0.5. The addition of a 11.1 kΩexternal resistor will
change the internal reference voltage causing the two outputs to track VDDQ * 0.45. An implementation of this
circuit can be seen in Figure 18.
Figure 18. SSTL-3 Implementation
Another application that is sometimes required is to increase the VTT output voltage from the scaling factor of
VDDQ * 0.5. This can be accomplished independently of VREF by using a resistor divider network between VTT,
VSENSE and Ground. An example of this circuit can be seen in Figure 19.
Figure 19.
PCB Layout Considerations
1. AVIN and PVIN should be tied together for optimal performance. A local bypass capacitor should be placed
as close as possible to the PVIN pin.
2. GND should be connected to a ground plane with multiple vias for improved thermal performance.
3. VSENSE should be connected to the VTT termination bus at the point where regulation is required. For
motherboard applications an ideal location would be at the center of the termination bus.
4. VDDQ can be connected remotely to the VDDQ rail input at either the DIMM or the Chipset. This provides
the most accurate point for creating the reference voltage.
5. VREF should be bypassed with a 0.01 µF or 0.1 µF ceramic capacitor for improved performance. This
capacitor should be located as close as possible to the VREF pin.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LP2995
LP2995
SNVS190M –FEBRUARY 2002–REVISED MARCH 2013
www.ti.com
REVISION HISTORY
Changes from Revision L (March 2013) to Revision M Page
• Changed layout of National Data Sheet to TI format .......................................................................................................... 11
12 Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LP2995
PACKAGE OPTION ADDENDUM
www.ti.com 15-Nov-2017
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LP2995LQ/NOPB ACTIVE WQFN NHP 16 1000 Green (RoHS
& no Sb/Br) CU SN Level-3-260C-168 HR 0 to 125 L00005B
LP2995M NRND SOIC D 8 95 TBD Call TI Call TI 0 to 125 2995M
LP2995M/NOPB ACTIVE SOIC D 8 95 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM 0 to 125 2995M
LP2995MR NRND SO PowerPAD DDA 8 95 TBD Call TI Call TI 0 to 125 LP2995
LP2995MR/NOPB ACTIVE SO PowerPAD DDA 8 95 Green (RoHS
& no Sb/Br) CU SN Level-3-260C-168 HR 0 to 125 LP2995
LP2995MRX/NOPB ACTIVE SO PowerPAD DDA 8 2500 Green (RoHS
& no Sb/Br) CU SN Level-3-260C-168 HR 0 to 125 LP2995
LP2995MX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM 0 to 125 2995M
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
PACKAGE OPTION ADDENDUM
www.ti.com 15-Nov-2017
Addendum-Page 2
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LP2995LQ/NOPB WQFN NHP 16 1000 178.0 12.4 4.3 4.3 1.3 8.0 12.0 Q1
LP2995MRX/NOPB SO
Power
PAD
DDA 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
LP2995MX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 24-Aug-2017
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LP2995LQ/NOPB WQFN NHP 16 1000 210.0 185.0 35.0
LP2995MRX/NOPB SO PowerPAD DDA 8 2500 367.0 367.0 35.0
LP2995MX/NOPB SOIC D 8 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 24-Aug-2017
Pack Materials-Page 2
www.ti.com
PACKAGE OUTLINE
C
TYP
6.2
5.8
1.7 MAX
6X 1.27
8X 0.51
0.31
2X
3.81
TYP
0.25
0.10
0 - 8
0.15
0.00
2.34
2.24
2.34
2.24
0.25
GAGE PLANE
1.27
0.40
A
NOTE 3
5.0
4.8
B4.0
3.8
4218825/A 05/2016
PowerPAD SOIC - 1.7 mm max heightDDA0008A
PLASTIC SMALL OUTLINE
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.
PowerPAD is a trademark of Texas Instruments.
TM
18
0.25 C A B
5
4
PIN 1 ID
AREA
NOTE 4
SEATING PLANE
0.1 C
SEE DETAIL A
DETAIL A
TYPICAL
SCALE 2.400
EXPOSED
THERMAL PAD
4
1
5
8
www.ti.com
EXAMPLE BOARD LAYOUT
(5.4)
(1.3) TYP
( ) TYP
VIA
0.2
(R ) TYP0.05
0.07 MAX
ALL AROUND
0.07 MIN
ALL AROUND
8X (1.55)
8X (0.6)
6X (1.27)
(2.95)
NOTE 9
(4.9)
NOTE 9
(2.34)
(2.34)
SOLDER MASK
OPENING
(1.3)
TYP
4218825/A 05/2016
PowerPAD SOIC - 1.7 mm max heightDDA0008A
PLASTIC SMALL OUTLINE
SYMM
SYMM
SEE DETAILS
LAND PATTERN EXAMPLE
SCALE:10X
1
45
8
SOLDER MASK
OPENING
METAL COVERED
BY SOLDER MASK
SOLDER MASK
DEFINED PAD
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
TM
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
OPENING
SOLDER MASK METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
www.ti.com
EXAMPLE STENCIL DESIGN
(R ) TYP0.05
8X (1.55)
8X (0.6)
6X (1.27)
(5.4)
(2.34)
(2.34)
BASED ON
0.125 THICK
STENCIL
4218825/A 05/2016
PowerPAD SOIC - 1.7 mm max heightDDA0008A
PLASTIC SMALL OUTLINE
1.98 X 1.980.175
2.14 X 2.140.150
2.34 X 2.34 (SHOWN)0.125
2.62 X 2.620.1
SOLDER STENCIL
OPENING
STENCIL
THICKNESS
NOTES: (continued)
11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
12. Board assembly site may have different recommendations for stencil design.
TM
SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X
SYMM
SYMM
1
45
8
BASED ON
0.125 THICK
STENCIL
BY SOLDER MASK
METAL COVERED SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES
MECHANICAL DATA
NHP0016A
www.ti.com
LQA16A (REV A)
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated
